# LH521002A

#### **FEATURES**

• Fast Access Times: 17/20/25 ns

• JEDEC Standard Pinouts

Low Power Standby when Deselected

TTL Compatible I/O

• 5 V ± 10% Supply

Fully Static Operation

Common I/O for Low Pin Count

Package: 28-pin, 400-mil SOJ

#### **FUNCTIONAL DESCRIPTION**

The LH521002A is a high speed 1M-bit static RAM organized as  $256K \times 4$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  reduces power to the chip when  $\overline{E}$  is HIGH. Standby power drops to its lowest level when  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both  $(\overline{E})$  and Write Enable  $(\overline{W})$  are LOW. Data is transferred from the DQ pins to the memory location specified by the 18 address lines.

Read cycles occur when  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH. A Read cycle will begin upon an address transition, on a falling edge of  $\overline{E}$ , or on a rising edge of  $\overline{W}$ .

High frequency design techniques should be employed to obtain the best performance from this device. Solid, low impedance power and ground planes, with high frequency decoupling capacitors, are desirable. Series termination of the inputs should be considered when transmission line effects occur.

#### PIN CONNECTIONS




Figure 1. Pin Connections for SOJ Package




Figure 2. LH521002A Block Diagram

## **TRUTH TABLE**

Ē	G	W	MODE	DQ	Icc	
Н	Х	Х	Standby	High-Z	Standby	
L	Н	Н	Selected	High-Z	Active	
L	L	Н	Read	Data Out	Active	
L	Х	L	Write	Data In	Active	

## **PIN DESCRIPTIONS**

PIN	DESCRIPTION		
A <sub>0</sub> - A <sub>17</sub>	Address Inputs		
$DQ_0 - DQ_3$	Data Inputs/Outputs		
Ē	Chip Enable		
W	Write Enable		
G	Output Enable		
V <sub>CC</sub>	Positive Power Supply		
Vss	Ground		

LH521002A CMOS 256K  $\times$  4 SRAM

# ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to V <sub>CC</sub> + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

#### **NOTES:**

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause
  permanent damage to the device. This is a stress rating for transient conditions only.
  Functional operation of the device at these or any other conditions above those indicated
  in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum
  rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

#### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
T <sub>A</sub>	Temperature, Ambient	0		70	οС
Vcc	Supply Voltage	4.5		5.5	V
Vss	Supply Voltage	0		0	V
V <sub>IL</sub>	Logic '0' Input Voltage 1	-0.5		0.8	V
VIH	Logic '1' Input Voltage	2.2		V <sub>CC</sub> + 0.5	V

#### NOTE:

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Icc <sub>1</sub>	Operating Current <sup>1</sup>	tcycle = 17 ns		110	150	mA
Icc1	Operating Current <sup>1</sup>	t <sub>CYCLE</sub> = 20 ns		100	140	mA
I <sub>CC1</sub>	Operating Current <sup>1</sup>	t <sub>CYCLE</sub> = 25 ns		90	130	mA
I <sub>SB1</sub>	Standby Current	$\overline{E} \ge V_{IH}, t_{CYC} = min, l_{OUT} = 0$		5	20	mA
I <sub>SB2</sub>	Standby Current	$\overline{E} \ge V_{CC} - 0.2 \text{ V, tcyc} = 0, \text{ lout} = 0$		0.3	2	mA
ILI	Input Leakage Current	$V_{IN} = 0 V \text{ to } V_{CC}$	-2		2	μΑ
I <sub>LO</sub>	I/O Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μΑ
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			V
VoL	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V
V <sub>DR</sub>	Data Retention Voltage	$\overline{E} \ge V_{CC} - 0.2 \text{ V}$	2		5.5	V
I <sub>DR</sub>	Data Retention Current	$V_{CC} = 3 \text{ V}, \overline{E} \ge V_{CC} - 0.2 \text{ V}$			500	μΑ

#### NOTE:

4-196 SHARP

<sup>1.</sup> Negative undershoot of up to 3.0 V is permitted once per cycle.

<sup>1.</sup> Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

#### **AC TEST CONDITIONS**

PARAMETER	RATING			
Input Pulse Levels	Vss to 3 V			
Input Rise and Fall Times	5 ns			
Input and Output Timing Ref. Levels	1.5 V			
Output Load, Timing Tests	Figure 3			

# **CAPACITANCE** 1,2

PARAMETER	RATING			
C <sub>IN</sub> (Input Capacitance)	7 pF			
C <sub>DQ</sub> (I/O Capacitance)	8 pF			

#### NOTES:

- 1. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{Bias}$  = 0 V and  $V_{CC}$  = 5.0 V.
- 2. Guaranteed but not tested.

# 480 OHMS DQ PINS 255 OHMS 30 pF \* \* INCLUDES JIG AND SCOPE CAPACITANCES 521002A-3

Figure 3. Output Load Circuit

#### **DATA RETENTION TIMING**

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> - 0.2 V to prevent improper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> - 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are 'Don't Care.'




Figure 4. Data Retention Timing

LH521002A CMOS 256K  $\times$  4 SRAM

# AC ELECTRICAL CHARACTERISTICS 1 (Over Operating Range)

SYMBOL	DESCRIPTION	_	-17 -		-20		25	UNITS
STWIDOL	BESOMI HON	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	RE	AD CYCLE		•			•	
t <sub>RC</sub>	Read Cycle Timing	17		20		25		ns
t <sub>AA</sub>	Address Access Time		17		20		25	ns
t <sub>OH</sub>	Output Hold from Address Change	3		5		5		ns
$t_{EA}$	E Low to Valid Data		17		20		25	ns
t <sub>ELZ</sub>	E Low to Output Active <sup>2,3</sup>	5		5		5		ns
tenz	E High to Output High-Z 2,3		7		8		10	ns
$t_{GA}$	G Low to Valid Data		6		7		8	ns
$t_{GLZ}$	G Low to Output Active <sup>2,3</sup>	0		0		0		ns
t <sub>GHZ</sub>	G High to Output High-Z 2,3		5		8		10	ns
t <sub>PU</sub>	E Low to Power Up Time 3	0		0		0		ns
t <sub>PD</sub>	E High to Power Down Time 3		17		20		25	ns
	WR	ITE CYCLE		•			•	
t <sub>WC</sub>	Write Cycle Time	17		20		25		ns
t <sub>EW</sub>	E Low to End of Write	12		13		15		ns
t <sub>AW</sub>	Address Valid to End of Write	12		13		15		ns
t <sub>AS</sub>	Address Setup	0		0		0		ns
t <sub>AH</sub>	Address Hold From End of Write	0		0		0		ns
t <sub>WP</sub>	W Pulse Width	12		13		15		ns
t <sub>DW</sub>	Input Data Setup Time	8		9		10		ns
t <sub>DH</sub>	Input Data Hold Time	0		0		0		ns
twHZ	W Low to Output High-Z <sup>2,3</sup>	0	7	0	8	0	10	ns
t <sub>WLZ</sub>	$\overline{W}$ High to Output Active <sup>2,3</sup>	3		5		5		ns

#### NOTES:

3. Guaranteed but not tested.

4-198 **SHARP** 

<sup>1.</sup> AC Electrical Characteristics specified at 'AC Test Conditions' levels.

<sup>2.</sup> Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. C<sub>Load</sub> = 5 pF.

#### TIMING DIAGRAMS - READ CYCLE

#### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  and  $\overline{G}$  are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

#### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid while  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tea, but may become valid as soon as telz. Outputs will transition from High-Z to Valid Data Out. Data Out is valid after both tea and tea are met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

LH521002A CMOS 256K × 4 SRAM

#### **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be HIGH during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

#### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  and  $\overline{G}$  are LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both twHz and tpW timing specifications must be met

# Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 7. Write Cycle No. 1





Figure 8. Write Cycle No. 2

#### **PACKAGE DIAGRAM**



28-pin, 400-mil SOJ

#### ORDERING INFORMATION

